Page tree
Skip to end of metadata
Go to start of metadata

STM32MP1处理器有很多外设控制器, 同时有多个运行时存在于STM32MP1处理器中,基本分类如下:

  •  Arm dual core Cortex-A7 secure  (Trustzone), 红色是运行在安全的监视器或安全OS,比如OP-TEE
  •  Arm dual core Cortex-A7 non secure , 黑色是运行Linux系统
  •  Arm Cortex-M4  (non-secure), 蓝色是运行在STM32Cube

一些外设需要严格指定到一种运行时,大多数外设有这种情况,比如 USART 或 I2C控制器。另外一些可以被共享在多个运行时下,比如PWR 或 RCC。以下是对于指定和共享的图示说明:


以下是STM32MP1处理器所以外设的运行时可配置图



STM32MP1处理器外设的运行时说明标。

  •  表示对应的外设可以被指定到对应的运行环境下 ()
  •  表示被系统使用,不能被指定到其他运行环境下


DomainPeripheralRuntime allocationComment
InstanceCortex-A7
secure
(OP-TEE)
Cortex-A7
non-secure
(Linux)
Cortex-M4

(STM32Cube)
AnalogADCADC
Assignment (single choice)
AnalogDACDAC
Assignment (single choice)
AnalogDFSDMDFSDM
Assignment (single choice)
AnalogVREFBUFVREFBUF

Assignment (single choice)
AudioSAISAI1
Assignment (single choice)
SAI2
Assignment (single choice)
SAI3
Assignment (single choice)
SAI4
Assignment (single choice)
AudioSPDIFRXSPDIFRX
Assignment (single choice)
CoprocessorIPCCIPCC
Shared (none or both)
CoprocessorHSEMHSEM
Shared (none or both)
CoreRTCRTC


CoreSTGENSTGEN

CoreSYSCFGSYSCFG

Core/DMADMADMA1
Assignment (single choice)
DMA2
Assignment (single choice)
Core/DMADMAMUXDMAMUX
Shareable (multiple choices supported)
Core/DMAMDMAMDMA
Shareable (multiple choices supported)
Core/InterruptsEXTIEXTI
Shareable (multiple choices supported)
Core/InterruptsGICGIC

Core/InterruptsNVICNVIC


Core/IOsGPIOGPIOA (16 pins)
Shareable (with pin granularity)
GPIOB (16 pins)
Shareable (with pin granularity)
GPIOC (16 pins)
Shareable (with pin granularity)
GPIOD (16 pins)
Shareable (with pin granularity)
GPIOE (16 pins)
Shareable (with pin granularity)
GPIOF (16 pins)
Shareable (with pin granularity)
GPIOG (16 pins)
Shareable (with pin granularity)
GPIOH (16 pins)
Shareable (with pin granularity)
GPIOI (16 pins)
Shareable (with pin granularity)
GPIOJ (16 pins)
Shareable (with pin granularity)
GPIOK (8 pins)
Shareable (with pin granularity)
GPIOZ (8 pins)Shareable (with pin granularity)
Core/RAMBKPSRAMBKPSRAM
Assignment (single choice)
Core/RAMDDR via DDRCTRLDDR


Core/RAMMCU SRAMSRAM1Assignment (between A7 S and A7 NS / M4)
Shareable (between A7 NS and M4)
SRAM2Assignment (between A7 S and A7 NS / M4)
Shareable (between A7 NS and M4)
SRAM3Assignment (between A7 S and A7 NS / M4)
Shareable (between A7 NS and M4)
SRAM4Assignment (between A7 S and A7 NS / M4)
Shareable (between A7 NS and M4)
Core/RAMRETRAMRETRAMAssignment (single choice)
Core/RAMSYSRAMSYSRAM
Shareable (multiple choices supported)
Core/TimersLPTIMLPTIM1
Assignment (single choice)
LPTIM2
Assignment (single choice)
LPTIM3
Assignment (single choice)
LPTIM4
Assignment (single choice)
LPTIM5
Assignment (single choice)
Core/TimersTIMTIM1 (APB2 group)
Assignment (single choice)
TIM2 (APB1 group)
Assignment (single choice)
TIM3 (APB1 group)
Assignment (single choice)
TIM4 (APB1 group)
Assignment (single choice)
TIM5 (APB1 group)
Assignment (single choice)
TIM6 (APB1 group)
Assignment (single choice)
TIM7 (APB1 group)
Assignment (single choice)
TIM8 (APB2 group)
Assignment (single choice)
TIM12 (APB1 group)Assignment (single choice)
TIM13 (APB1 group)
Assignment (single choice)
TIM14 (APB1 group)
Assignment (single choice)
TIM15 (APB2 group)Assignment (single choice)
TIM16 (APB2 group)
Assignment (single choice)
TIM17 (APB2 group)
Assignment (single choice)
Core/WatchdogIWDGIWDG1


IWDG2
Shared (none or both):
  • Cortex-A7 non secure for reload
  • Cortex-A7 secure for early interrupt handling
Core/WatchdogWWDGWWDG


High speed interfaceOTG (USB OTG)OTG (USB OTG)


High speed interfaceUSBH (USB Host)USBH (USB Host)


High speed interfaceUSBPHYC (USB HS PHY controller)USBPHYC (USB HSPHY controller)


Low speed interfaceI2CI2C1
Assignment (single choice)
I2C2
Assignment (single choice)
I2C3
Assignment (single choice)
I2C4
Assignment (single choice). 
Used for PMICcontrol on ST boards.
I2C5
Assignment (single choice)
I2C6
Assignment (single choice)
Low speed interfaceSPISPI2S1
Assignment (single choice)
SPI2S2
Assignment (single choice)
SPI2S3
Assignment (single choice)
SPI4
Assignment (single choice)
SPI5
Assignment (single choice)
SPI6
Assignment (single choice)
Low speed interfaceUSARTUSART1
Assignment (single choice)
USART2
Assignment (single choice)
USART3
Assignment (single choice)
UART4
Assignment (single choice). 
Used for Linux®serial console on ST boards.
UART5
Assignment (single choice)
USART6
Assignment (single choice)
UART7
Assignment (single choice)
UART8
Assignment (single choice)
Mass storageFMCFMC


Mass storageQUADSPIQUADSPI
Assignment (single choice)
Mass storageSDMMCSDMMC1


SDMMC2


SDMMC3
Assignment (single choice)
NetworkingETHETH

Assignment (single choice)
NetworkingFDCANFDCAN1
Assignment (single choice)
FDCAN2
Assignment (single choice)
Power & ThermalDTSDTS


Power & ThermalPWRPWR
Power & ThermalRCCRCC
SecurityBSECBSEC

SecurityCRCCRC1


CRC2


SecurityCRYPCRYP1
Assignment (single choice)
CRYP2


SecurityETZPCETZPC
SecurityHASHHASH1
Assignment (single choice)
HASH2


SecurityRNGRNG1
Assignment (single choice)
RNG2


SecurityTZCTZC


SecurityTAMPTAMP

Trace & DebugDBGMCUDBGMCU


No assignment
Trace & DebugHDPHDP


Trace & DebugSTMSTM


VisualCECCEC
Assignment (single choice)
VisualDCMIDCMI
Assignment (single choice)
VisualDSIDSI


VisualGPUGPU


VisualLTDCLTDC

  • No labels