Page tree
Skip to end of metadata
Go to start of metadata

Features

i2S-6UB System on Module

  • NXP i.MX 6UltraLite / 6ULL,ARM® Cortex®-A7, running max up on 900 MHz.
  • 16bit DDR3L memory, max up to 1GB.
  • 8bit SLC NAND Flash
  • 8bit eMMC Flash
  • Quad-SPI NOR Flash
  • Board-to-Board connector

Display

  • Support parallel LCD data, the resolution max up to WXGA (1366x768)
  • Supports resistive and capacitive touch screens

USB

  • 两个Type A HS/FS USB 2.0接口
  • USB 2.0 OTG接口,支持器件或主机

Two 10/100 Ethernet

User extension interface

  • USB Host 2.0\SDIO\I2C\SPI\I2S\CAN\Camera\UART\ADC\PWM\Boot mode switch

User LED

Power

  • 5V/2A power supply

Size (W x L x H)

  • 70mm x 90mm x 17.5mm


Hardware block diagram

i2S-6ULX-B将核心板的主要外设功能扩展出来,提供2路10/100Mbps以太网,2路USB 2.0 Host,1路Micro USB OTG接口,1个Micro SD卡接口,LCD接口和两个40针的用户扩展接口等资源。硬件框图结构如下:


Hardware layout


The I2C-6UB series core boards have rich built-in and IO expansion resources, which are distributed as follows.

          


Corresponding part numbers are as follows.

Resource

Part No.

Description

Power Jack

J8

5V DC power input, 5.5mm outer diameter, 2.1mm inner diameter

NET1

CN1

10/100M Ethernet interface

NET2

CN2

10/100M Ethernet interface

USB 2.0 Host x2

J5

Dual USB Type A Interface

Power LED

D18

User-defined blue LED light

User LED

D17

Red power indicator

Expansion Header 1

J3

40Pin 2.54mm expansion row pin holder

Expansion Header 2

J4

40Pin 2.54mm expansion row pin holder

USB OTG

J6

Micro Type AB USB 2.0 OTG Interface

LCD Interface

J9

16 Bit RGB TFT LCD Interface

Boot Dev Switch

SW1

Boot device configuration switch

Boot mode Jumper 1

JP1

Boot mode configuration jumpers

Boot mode Jumper 2

JP2

Boot mode configuration jumpers

Micro SD Card

J7

4 Bit Micro SD Card Interface




  • No labels